... The Syntiac Pages ...
  Home
Synthesizers
FPGAs
    About
    C-One
    FPGA-64
    Turbo Chameleon
    VHDL Library
Games
Software
Hardware
Pinball
Tech
 
  
 
  Downloads

cone_core_development.pdf
 

Chameleon beta9 core (20140227)

fpga64_029.zip

cone_800x600_test_v3.zip

reconfig1k30_example.zip

cone_mousedemo_1k30.zip

 
  
 
  Links

C-One (c64upgra.de)

C-One on icomp wiki

Yahoo group cone_cores

Yahoo group chameleon_64

 
  

     

C-One core development

     
     

History

My original FPGA-64 project didn't go unnoticed. The story started when Jens asked me if I would like to port my FPGA64 project to the C-One board. Initially I wasn't really motivated as it worked correctly on a Xilinx Spartan-3 kit and I didn't have any C-One board myself. We discussed the options and Jens offered to send me a C-One board so I could do the port myself. The original plan was to focus on using the 65816 as it is shipped with all the boards.

Things always run differently as expected...

Support

Currently I'm the owner of the 'cone_cores' yahoo mailing list at https://groups.yahoo.com/neo/groups/cone_cores
You are welcome there to get help with developing own cores for the C-One. Report bugs discovered in the available cores. Or discuss technical details about emulating old computers in FPGAs.

To see a complete overview of available cores visit the official download site at: http://c64upgra.de/c-one


     

Manuals and documents

cone_core_development.pdf
Last update 20100713. C-One core writer manual. Contains technical documentation about the C-One and some vhdl code examples.


My latest cores

20140227_chameleon_cone_beta9.zip (20140227)
Preview of the Chameleon core for C-One. It took a while, but somebody asked for an updated version. So here it is based on the recent beta9 firmware release of Chameleon. It doesn't have a menu system though, so only a limited number of features are available without any manual programming effort. It is basically "just" a C64 emulator, but with a turbo option thrown in for good measure. Turbo mode can be enabled by pressing F11. Pressing F12 enables the freezer logic, which will either generate a NMI without effect or crash the machine completely as there is no cartridge or menu software loaded. The printscreen/sysreq functions as a reset button. Pressing it for about 1 second reboots the core (good for recovering from a crash caused by pressing F12). SID is emulated (with filters) so paddles and real 1351 mice don't work. There is a stereo SID option, but it has to be enabled with manual pokes. All the VGA resolutions are available again some pokes are required. (read the Chameleon programming manual for details) The drive emulation is not present in this core, so the corresponding pokes for that won't work.

20100315_chameleon.zip (20100315)
Preview of the Chameleon core for C-One. Demos SID emulation in FPGA (SID sockets on C-One are disabled). A 1351 mouse emulation is provided when using a ps/2 mouse. The numeric keypad on the keyboard functions as joystick (2,4,6 and 8 for direction, 0 is fire). Use Num-Lock key to switch between emulation of Joystick 1 and 2. Ofcourse the two joystick ports can also be used to connect joysticks as usual. As the SID is completely emulated, paddles and real 1351 mice won't work with this core!

/zips/20090602_chameleon.zip ; /zips/20090602_chameleon_negvsync.zip (20090602)
Preview of the Chameleon core for C-One. Early version no cartridge, no VGA registers, no Turbo and only 8M of memory (REU size limited at 2M). A 1351 mouse emulation is provided using a ps/2 mouse.

/zips/fpga64_029.zip (20090623)
FPGA-64: Cycle-Exact Commodore64 PAL/NTSC core exclusive for C-One. Binary only release, no vhdl!

/zips/cone_800x600_test.zip (20090115)
Core for the C-One + Extender board. Tests a 800x600 resolution with pseudo 24 bit colors screen.

/zips/cone_800x600_test_v3.zip (20090118)
Core for the C-One + Extender board. Tests a 800x600 resolution with pseudo 24 bit colors screen. With sync polarity H=pos/V=pos setting, project files and vhdl source-code released under lgpl.


Example cores

/zips/reconfig1k30_example.zip (20090604)
Example vhdl code and project file for showing how to reconfigure the 1k30 fpga from the 1k100. This allows dual or tripple FPGA designs to be developed for the C-One. All the details are explained in the cone_core_development manual. You need to copy one file from the chameleon core, so download this too if you haven't done so already.

/zips/cone_mousedemo_1k30.zip (20090604)
Example core to show how to use a PS/2 mouse on the C-One. Includes vhdl code, project file and pre-compiled images.

     
 
     ... The Syntiac Pages ...
www.syntiac.com/c_one.html | Questions? mail: pwsoft@syntiac.com | Copyright 2000-2014 by Peter Wendrich